

IPSEC SECURITY PROCESSOR




FIG. 1




FIG. 2

EMBEDDED PROCESSOR COMPLEX




FIG. 3

IPSEC PROCESSING
(bump-in-the-wire)




FIG. 4

Processor
Coprocessor




FIG. 5

CRYPTO CO-PROCESSOR BLOCK




FIG. 6




FIG. 7